

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



August 2016

FSA2275 / FSA2275A — DPDT (0.5 Ω) HiFi Audio Switch w/ **Negative Swing**

Features

- V_{DD} Operating Range: 2.5 to 5.5 V
- External Capacitor Connection for Pop and Click Noise Suppression
- Power-Off Protection on Common Ports
- $R_{ON} = 0.5 \Omega$ (Typ.) at 2.5 V V_{DD}
- THD+N = -105 dB; 2 V_{RMS} , 20 kΩ Load; f = 1 kHz
- $X_{TALK} = -134 \text{ dB}$ at 1 V_{RMS} , 50 Ω Load; f = 1 kHz
- Off Isolation = -103 dB at 1 V_{RMS} , 50 Ω Load; f = 1 kHz
- 12-Lead UMLP 1.8 mm x 1.8 mm
- Removed R SHUNT resistors for FSA2275A

Applications

- Mobile Phone, Tablet, Notebook PC, Media Player
- Docking Station, TV, Set-Top Box, LCD Monitor

Description

The FSA2275 / FSA2275A is a high-performance, Double-Pole Double-Throw (DPDT) analog switch with swing negative audio capability. FSA2275 / FSA2275A features ultra-low audio RON of 0.5Ω (typical) at 2.5 V V_{CC}. The FSA2275 / FSA2275A operates over a V_{CC} range of 2.5 V to 5.5 V, is fabricated with sub-micron CMOS technology to achieve fast switching speeds, and is designed for break-before-make operation. To minimize pop and click during operation, the turn on ramp time is selectable using an external capacitor (C_EXT).

The FSA2275 / FSA2275A THD+N features specifications that target a Hi-Fidelity audio quality into both 32 Ω headphones and line out type loads (>600 Ω).

The FSA2275A removes the shunt resistors which improve noise immunity.




Figure 1. Application Block Diagram

Ordering Information

Part Number	Operating Temperature Range	Top Mark	Package Description	Packing Method
FSA2275UMX	-40 to 85°C	NJ	12-Lead, UMLP, Quad, JEDEC MO252,	5000 Units
FSA2275AUMX		EX	1.8 mm x1.8 mm	Tape and Reel

Pin Configuration




Figure 2. Pin Assignment (Top Through View)




Figure 3. Pin Assignment (Bottom View)

Pin Descriptions

Pin	Name	Description
1	VDD	Power Supply (2.5 to 5.5 V)
2	C_EXT	Slow Turn On External Capacitor
3	GND	Ground
4	L _{SPKR}	Audio L _{SPPKR} Common I/O Port
5	R _{SPKR}	Audio R _{SPPKR} Common I/O Port
6	SEL	Select Pin
7	MUTE	Mute Enable - Active High
8	GND	Ground
9	R2	Audio – Right Channel Source2 I/O Port
10	R1	Audio – Right Channel Source1 I/O Port
11	L2	Audio – Left Channel Source2 I/O Port
12	L1	Audio – Left Channel Source1 I/O Port

Truth Table

Mute	SEL	Function	Resistor Terminations
0	0	L1 = L _{SPKR} ; R1 = R _{SPKR}	R _{SHUNT(s)} connect to L2/R2 (FSA2275 only)
0	1	$L2 = L_{SPKR}$; $R2 = R_{SPKR}$	R _{SHUNT(s)} connect to L1/R1 (FSA2275 only)
1	0	L1 \neq L _{SPKR} ; L2 \neq L _{SPKR} ; R1 \neq R _{SPKR} ; R2 \neq R _{SPKR} (All Paths Hi-Z)	R _{SHUNT(s)} OPEN (FSA2275 only)
1	1	L1 ≠ L _{SPKR} ; L2 ≠ L _{SPKR} ; R1 ≠ R _{SPKR} ; R2 ≠ R _{SPKR} (All Paths Hi-Z)	R _{SHUNT(s)} OPEN (FSA2275 only)

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Paramete	Min.	Max.	Unit	
V_{DD}	Supply/Control Voltage				V
V _{CNTRL}	Control Input Voltage	SEL, MUTE	-0.3	6.0	V
V _{SW}	DC Switch I/O Voltage	L1, L2, R1, R2, L _{SPKR} , R _{SPKR}		3.5	٧
I _{IK}	ESD Input Diode Current		-50	mA	
I _{SW}	Switch I/O Current			700	mA
	Human Body Model, ANSI/ESDA/ JEDEC JS-001-2012	All Pins	5		
ESD	Charged Device Model, JEDEC: JESD22-C101				kV
	JEO 04000 4 0 0 4	Contact	8		
	IEC 61000-4-2 System Air Gap		15		
T _A	Absolute Maximum Operating Temperature			+85	°C
T _{STG}	Storage Temperature			+150	°C

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter			Тур.	Max.	Unit
V_{DD}	Supply Voltage		2.5	3.3	5.5	V
V_{SW}	DC Switch I/O Voltage	L1, L2, R1, R2, L _{SPKR} , R _{SPKR}	-3.0		3.0	V
V _{CNTRL}	Control Input Voltage	SEL, MUTE	0	3.6	V_{DD}	V
I _{SW}	DC Switch I/O Current			100		mA
T _A	Ambient Operating Temperatur	e	-40	25	+85	°C

DC Characteristics

 $V_{DD} = 2.5 \text{ V}$ to 5.5 V, V_{DD} (Typ.) = 3.3 V, $T_A = -40 ^{\circ}\text{C}$ to 85°C, and T_A (Typ.) = 25°C, unless otherwise specified. (1)

Symbol	Parameter	Condition	V _{DD} (V)	T _A =-40°C to +85°C			Unit	
				Min.	Тур.	Max.		
V _{IH}	V _{CNTRL} Pin Input High Voltage (SEL, MUTE)	C_EXT = FLOAT		1.6		V _{DD}	>	
V _{IL}	V _{CNTRL} Pin Input Low Voltage (SEL, MUTE)	C_EXT = FLOAT		0		0.4	V	
I _{ON}	Switch-to-GND ON Leakage Current	L1, R1, L2, R2 = -3 V to 3 V, L_{SPKR} , R_{SPKR} = Float (I_{SW} = 0 mA) MUTE=LOW, SEL=0 or V_{DD} C_{EXT} = FLOAT, Figure 6	2.5 to 5.5	-1.0	0.1	1.0	μΑ	
I _{NO_MUTE}	Switch-to-GND OFF Leakage Current (when Muted)	L1, R1, L2, R2 = -3 V to 3 V, L_{SPKR} , R_{SPKR} = Float (I_{SW} = 0 mA) MUTE = HIGH, SEL = 0 or V_{DD} C_{EXT} = FLOAT, Figure 5	2.5 to 5.5	-1.0	0.1	1.0	μΑ	
I _{OFF}	Input Leakage Current ⁽²⁾	L1, R1, L2, R2 = -3 V to 3 V, L_{SPKR} , R_{SPKR} = Float (I_{SW} = 0 mA) MUTE = LOW, SEL = 0 or V_{DD} , C_{EXT} = FLOAT	0	-1.0	0.1	1.0	μΑ	
I _{IN}	Control Input Leakage Current ⁽³⁾ (SEL, MUTE)	L1, R1, L2, R2 = -3 V to 3 V, L _{SPKR} , R _{SPKR} = Float (I _{SW} = 0 mA), C_EXT = FLOAT	2.5 to 5.5	-0.5	0.1	0.5	μΑ	
I _{DD}	V _{DD} Supply Current	MUTE = LOW, SEL = 0 or V _{DD} , C_EXT = FLOAT	5.5		7	18	μΑ	
I _{DDZ}	V _{DD} Hi-Z Supply Current	MUTE = HIGH, SEL = 0 or V _{DD} , C_EXT = FLOAT	5.5			1	μΑ	
I _{DDT}	Increase in I _{DD} per Control Voltage	MUTE = LOW, SEL = 0 or 1.8 V SEL = LOW, MUTE = 0 or 1.8 V C_EXT = FLOAT	5.5			15	μΑ	
Ron	Switch On Resistance	I _{SW} = 100 mA, V _{SW} = -3 V to 3 V C_EXT = FLOAT, Figure 4	2.5 to 5.5		0.5	1.0	Ω	
ΔR _{ON}	On Resistance Matching, Channel to Channel	I _{SW} = 100 mA, V _{SW} = -3 V to 3 V C_EXT = FLOAT	2.5 to 5.5		65		mΩ	
R _{FLAT}	On Resistance Flatness	I_{SW} = 100 mA, V_{SW} = -3 V to 3 V C_EXT = FLOAT	2.5 to 5.5		1	8	mΩ	
R _{SHUNT}	Click and Pop Resistance (FSA2275 only) (L1, L2, R1, R2, L _{SPKR} , R _{SPKR})	V_{LX_RX} = 3.0 V, MUTE = 0, SEL = 0 or V_{DD} , C_EXT = FLOAT		6	10	14	kΩ	

Notes

- 1. Limits over the recommended temperature operating range ($T_A = -40$ °C to +85°C) are correlated by statistical quality.
- 2. Only valid for $V_{SW} > 0 V$.
- 3. $V_{MUTE} \le V_{DD} + 0.3$ otherwise additional input leakage current may flow.

AC Characteristics

 V_{DD} = 2.5 V to 5.5 V, V_{DD} (Typ.) = 3.3 V. T_A = -40°C to 85°C. T_A (Typ.) = 25°C, unless otherwise specified

Symbol	Darameter	Condition		V_{DD}	T _A =- 40°C to +85°C			Unit		
Symbol	Parameter	Condition	Condition		Min.	Тур.	Max.	Unit		
t _{MUTE_} ON	Enable Time	L1 = R1 = L2 = R2 = 1.5 V, L_{SPKR} , R_{SPKR} = 50 Ω to	C_EXT=Float	2.5, 3.3,		0.4		ms		
	(MUTE to Output)	GND SEL= 0 or V _{DD} ; See Figure 7 and Figure 8	C_EXT=0.1 µF	5.5		100				
t _{ON_MUTE}	Disable Time		2.5, 3.3,		20		μs			
ON_MOTE	(MUTE to Output)	GND, SEL = 0 or V _{DD} ; See Figure 7 and Figure 8	C_EXT=0.1 µF	5.5		20		μ.		
,	Turn On Time	L1 (L2) = R1 (R2) = 1.5 V, L2 (L1) = R2 (R1) = 0 V L _{SPKR} , R _{SPKR} = 50 Ω to	C_EXT=Float	2.5,		0.4				
t _{ON_} SEL	(SEL to Output)	GND, SEL = 0 or V_{DD} ;	C_EXT=0.1 µF	3.3, 5.5		100		ms		
	Turn On Time	L1 (L2) = R1 (R2) = 1.5 V, L2 (L1) = R2 (R1) = 0 V L _{SPKR} , R _{SPKR} = 50 Ω to	C_EXT=Float	2.5,		20				
	(SEL to Output)	GND, SEL= 0 or V _{DD} ;	C_EXT=0.1 µF	3.3, 5.5		20		μs		
t _{BBM}	Break Before Make Time (SEL to Output)	L1 (L2) = R1 (R2) = 1.5 V, L _{SPKR} , R _{SPKR} = 50 Ω to GND,SEL = 0 or V _{DD} ; C_EXT = FLOAT, MUTE = 0 V; See Figure 7 and Figure 9				400		μs		
dV/dt_ _{PCS}	Pop n Click Suppression Output Voltage Ramp Rate	L1 = L2 = +60 mV, R1 = R2 = -60 mV, L _{SPKR} , R_{SPKR} = 50 Ω to GND, SEL = 0 or V_{DD} ; C_{EXT} = 0.1 μ F, MUTE = HL Transition				4.6		V/s		
		$f = 1 \text{ kHz}, R_L = 50 \Omega, C_L = 0 \text{ pf}$ $MUTE = 0 \text{ V}_{SW} = 1 \text{ V}_{RMS} \text{ Figure}$						-103	ij	
O _{IRR}	Off Isolation	$f = 1$ MHz, $R_L = 50 \Omega$, $C_L = 0$ pF, MUTE = 0 V _{SW} = 1 V _{RMS} Figure 11		3.3	A	-92		dB		
0	Off lealation Mutad	$ f = 1 \text{ kHz}, R_L = 50 \ \Omega, C_L = 0 \text{ pf} \\ \text{MUTE} = V_{DD}; V_{SW} = 1 \ V_{RMS} \ \text{Fi} $		3.3	/	-108		40		
O _{IRRM}	Off Isolation-Muted	$f = 1$ MHz, $R_L = 50 \Omega$, $C_L = 0$ pF, MUTE = V_{DD} , $V_{SW} = 1$ V_{RMS} Figure 11		Λ		-99	/	dB		
X _{TALK}	Cross Talk (Adjacent)	$f = 1 \text{ kHz}, R_L = 50 \Omega, V_{SW} = 1 \text{ Y}$ Figure 12	V _{RMS}	3.3		-134		dB		
BW	-3 dB Bandwidth	$R_L = 50 \Omega$ Figure 10		3.3		230		MHz		
		$V_{PRSS} = V_{DD} + 100 \text{ mV}_{RMS}$	f = 217 Hz			-111				
PSRR	Power Supply Rejection Ratio	$R_L = 20 \text{ k}\Omega \text{ or } 32 \Omega \text{ (at } L_{SPKR}, \\ R_{SPKR}), \text{ MUTE} = 0 \text{ or } V_{DD}$	f = 1 kHz	3.3		-103		dB		
	Rejection Ratio	V _{SW} = GND or Float	f = 20 kHz			-89				
		$R_L = 20 \text{ k}\Omega$, $f = 1 \text{ kHz}$, $V_{SW} = 2 \text{ V}_{RMS}$ with Aweighted, Figure 15		2.2		0.00018		%		
				3.3		-115		dB		
THD+N	Total Harmonic	$R_{L}{=}600~\Omega,~f=1~kHz,~V_{SW}=2~V_{RMS}~with~A-$ weighted, Figure 15 $R_{L}{=}~32~\Omega,~f=1~kHz,~V_{SW}{=}~1~V_{RMS}~with-A-$ weighted, Figure 15		3.3		0.00018		%		
1112111	Distortion + Noise			٥.٥		-115		dB		
				3.3		0.00022		%		
						-113		dB		

Capacitance

Unless otherwise stated, V_{DD} = 2.5 V to 5.5 V, V_{DD} (Typ.) = 3.3 V, T_A = -40°C to 85°C, and T_A (Typ.) = 25°C. (4)

Symbol	Donomoton	Condition		V _{cc} (V)	T _A =- 40°C to +85°C			Unit
	Parameter				Min.	Тур.	Max.	Unit
C _{ON}	On Capacitance (Common Port)	f = 1 MHz, 100 mV _{PK-PK} , 100 mV DC bias MUTE = 0 V Figure 14		3.3		22		pF
C _{OFF1}	Off Capacitance (Common Port)	f = 1 MHz, 100 mV _{PK-PK} , 100 mV DC bias MUTE = V _{DD} Figure 13		3.3		25		pF
C _{OFF2}	Off Capacitance (Non-Common Ports)	f = 1 MHz, 100 mV _{PK-PK} , 100 mV DC bias MUTE = 0 V Figure 13		3.3		14		pF
C _{OFF_MUTE}	Off Capacitance - MUTED (Non-Common Ports)	f = 1 MHz, 100 mV _{PK-PK} , 100 mV DC bias, MUTE = V _{DD}		3.3		14		pF
C _{CNTRL}	Control Input Pin Capacitance (MUTE, SEL)	f = 1 MHz, 100 mV _{PP} , 100 mV DC bias	SEL MUTE	0		3 6		pF

Note:

4. Limits over the recommended temperature operating range (T_A=-40°C to +85°C) are correlated by statistical quality control methods.

Test Diagrams




Figure 4. On Resistance




Figure 5. Off Leakage




Figure 6. On Leakage




Figure 7. Test Circuit Load




Figure 8. Turn On/Off Waveforms (SEL or MUTE to Output)




Figure 9. Break Before Make Interval Timing

Test Diagrams (Continued)




Figure 10. Bandwidth




Figure 12. Adjacent Channel Crosstalk




Figure 14. Channel On Capacitance




Figure 11. Channel Off Isolation




Figure 13. Channel Off Capacitance





Figure 15. Total Harmonic Distortion (THD+N)



- ANY JEDEC STANDARD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- D. DRAWING FILENAME: MKT-UMLP12ArevF



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative