

# Cool-Power® ZVS Switching Regulators PI3302-03



# 11V<sub>IN</sub> to 36V<sub>IN</sub>, 5V<sub>OUT</sub>, 15A, Cool-Power ZVS Buck Regulator

#### **Product Description**

The PI3302-03 is a high efficiency, wide input range DC-DC ZVS Buck Regulator integrating controller, power switches, and support components all within a high density System-in-Package (SiP). The integration of a high performance Zero-Voltage Switching (ZVS) topology, within the PI3302-03 model, increases point of load performance providing best in class power efficiency. The PI3302-03 requires only an external inductor and minimal capacitors to form a complete DC-DC switching mode Buck Regulator.

Device	Out	I <sub>OUT</sub> Max	
Device	Set Range		
PI3302-03-LGIZ	5.0V	3.3 to 6.5V	15A

The ZVS architecture also enables high frequency operation while minimizing switching losses and maximizing efficiency. The high switching frequency operation reduces the size of the external filtering components, improves power density, and enables very fast dynamic response to line and load transients.

#### **Features & Benefits**

- High Efficiency ZVS-Buck Topology
- Wide input voltage range of 11V to 36V
- Output power up to 75W
- Very fast transient response
- High accuracy pre-trimmed output voltage
- User adjustable soft-start & tracking
- Parallel capable with single wire current sharing
- Input Over/Undevoltage Lockout (OVLO/UVLO)
- Output Overvoltage Protection (OVP)
- Overtemperature Protection (OTP)
- Fast and slow current limits
- -40°C to 125°C operating range (T<sub>J</sub>)

# **Applications**

- High efficiency systems
- Computing, Communications, Industrial, Automotive Equipment
- High voltage battery operation

# **Package Information**

• 10mm x 14mm x 2.6mm (LGA SiP)





<sup>\*</sup> I<sup>2</sup>C™ is a trademark of NXP Semiconductors

# **Contents**

Order Information	3
Absolute Maximum Ratings	3
Functional Block Diagram	3
Pin Description	4
Package Pin-Out	4
Electrical Characteristics	5
PI3302-03 (5.0V <sub>OUT</sub> ) Electrical Characteristics	7
Functional Description	9
ENABLE (EN)	9
Remote Sensing	9
Switching Frequency Synchronization	9
Soft-Start	9
Output Voltage Trim	9
Output Current Limit Protection	9
Input Undervoltage Lockout	9
Input Overvoltage Lockout	9
Output Overvoltage Protection	10
Overtemperature Protection	10
Pulse Skip Mode (PSM)	10
Variable Frequency Operation	10
Parallel Operation	10

Application Description	
Output Voltage Trim	10
Soft-Start Adjust and Tracking	11
Inductor Pairing	11
Thermal Derating	12
<u>l<sup>2</sup>C™ Operation</u>	12
Filter Considerations	12
Layout Guidelines	13
Recommended PCB Footprint and Stencil	14
LGIZ Package Drawing	15
Revision History	16
Product Warranty	17



# **Order Information**


Cool-Power	Outpu	t Range	I May	Package	Transport
Cool-Power	Set	Range	I <sub>OUT</sub> Max	гаскаде	Media
PI3302-03-LGIZ	5.0V	3.3 to 6.5V	15A	10mm x 14mm 123-pin LGA	TRAY

# **Absolute Maximum Ratings**

Name	Rating
V <sub>IN</sub>	-0.7V to 36V
VS1	–0.7 to 36V, –4V for 5ns
SGND	100mA
PGD, SYNCO, SYNCI, EN, EAO, ADJ, TRK, ADR1, ADR2, SCL, SDA, REM	-0.3V to 5.5V / 5mA
V <sub>OUT</sub>	-1.5V to 21V
Storage Temperature	−65°C to 150°C
Operating Junction Temperature	-40°C to 125°C
Soldering Temperature for 20 seconds	245°C
ESD Rating	2kV HBM

**Notes:** At 25°C ambient temperature. Stresses beyond these limits may cause permanent damage to the device. Operation at these conditions or conditions beyond those listed in the Electrical Specifications table is not guaranteed. All voltage nodes are referenced to PGND unless otherwise noted. Test conditions are per the specifications within the individual product electrical characteristics.

# **Functional Block Diagram**




Simplified Block Diagram



# **Pin Description**

Name	Location	Description			
SGND	Block 1	<b>Signal ground:</b> Internal logic ground for EA, TRK, SYNCI, SYNCO, ADJ and I <sup>2</sup> C™ (options) communication returns. SGND and PGND are star connected within the regulator package.			
PGND	Block 2	<b>Power ground:</b> V <sub>IN</sub> and V <sub>OUT</sub> power returns.			
VIN	Block 3	Input voltage: and sense for UVLO, OVLO and feed forward ramp.			
VOUT	Block 5	Output voltage: and sense for power switches and feed-forward ramp.			
VS1	Block 4	Switching node: and ZVS sense for power switches.			
PGD	A1	<b>Power Good:</b> High impedance when regulator is operating and $V_{OUT}$ is in regulation. May also be used as "Parallel Good" – see applications section.			
EAO	A2	Error amp output: External connection for additional compensation and current sharing.			
EN	А3	<b>Enable Input:</b> Regulator enable control. Asserted high or left floating – regulator enabled; Asserted low, regulator output disabled. Polarity is programmable via I <sup>2</sup> C interface.			
REM	A5	Remote Sense: High side connection. Connect to output regulation point.			
ADJ	B1	<b>Adjust input:</b> An external resistor may be connected between ADJ pin and SGND or VOUT to trim the output voltage up or down.			
TRK	C1	<b>Soft-start and track input:</b> An external capacitor may be connected between TRK pin and SGND to decrease the rate of rise during soft-start.			
NC	K3, A4	No Connect: Leave pins floating.			
SYNCO	K4	<b>Synchronization output:</b> Outputs a low signal for ½ of the minimum period for synchronization of other converters.			
SYNCI	K5	<b>Synchronization input:</b> Synchronize to the falling edge of external clock frequency. SYNCI is a high impedance digital input node and should always be connected to SGND when not in use.			
SDA	D1	Data Line: I <sup>2</sup> C serial data line.			
SCL	E1	Clock Line: I <sup>2</sup> C serial clock line.			
ADR1	H1	<b>Tri-state Address:</b> Supports I <sup>2</sup> C addressing.			
ADR0	G1	<b>Tri-state Address:</b> Supports I <sup>2</sup> C addressing.			

# **Package Pin-Out**





# **Electrical Characteristics**

Specifications apply for the conditions -40°C < T $_{J}$  < 125°C,  $V_{IN}$  = 2 V, L1 = 185nH [1] unless other conditions are noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
		Input Specifications				
Input Voltage	$V_{IN\_DC}$	[7]	11	24	36	V
Input Current	I <sub>IN_DC</sub>	$V_{IN} = 24V$ , $T_C = 25^{\circ}C$ , $I_{OUT} = 15A$		3.31		А
Input Current At Output Short (fault condition duty cycle)	I <sub>IN_Short</sub>	[2]			20	mA
Input Quiescent Current I <sub>Q_VIN</sub>		Disabled		2.0		mA
input Quiescent Current	'Q_VIN	Enabled (no load)		2.5		111/4
Input Voltage Slew Rate	$V_{IN\_SR}$	[2]			1	V/µs
		Output Specifications				
Output Voltage Total Regulation	V <sub>OUT_DC</sub>	[2]	4.92	5.00	5.08	V
Output Voltage Trim Range		[3][7]	3.3		6.5	V
Line Regulation	$\Delta V_{OUT} (\Delta V_{IN})$	@ 25°C, 11V < V <sub>IN</sub> < 36V		0.10		%
Load Regulation	$\Delta V_{OUT} (\Delta I_{OUT})$	@ 25°C, 0.5A < I <sub>OUT</sub> < 15A		0.10		%
Output Voltage Ripple	V <sub>OUT_AC</sub>	I <sub>OUT</sub> = 7.5A, C <sub>OUT</sub> = 5 x 47μF 20MHz BW <sup>[4]</sup>		44		mVp-p
Continuous Output Current Range	I <sub>OUT_DC</sub>	[5] [7]			15	А
Current Limit	I <sub>OUT_CL</sub>			18		А
		Protection				
V <sub>IN</sub> UVLO Start Threshold	V <sub>UVLO_START</sub>		9.6	10.4	10.87	V
V <sub>IN</sub> UVLO Stop Threshold	V <sub>UVLO_STOP</sub>		9.3	9.9	10.6	V
V <sub>IN</sub> UVLO Hysteresis	V <sub>UVLO_HYS</sub>			0.50		V
V <sub>IN</sub> OVLO Start Threshold	V <sub>OVLO_START</sub>		36.1	37.6		V
V <sub>IN</sub> OVLO Stop Threshold	$V_{OVLO\_STOP}$		37.0	38.4		V
V <sub>IN</sub> OVLO Hysteresis	$V_{OVLO\_HYS}$			0.8		V
V <sub>IN</sub> UVLO/OVLO Response Time	$t_f$			500		ns
Output Overvoltage Protection	$V_{OVP}$	Above V <sub>OUT</sub>		20		%
Overtemperature Fault Threshold	$T_{OTP}$	[2]	130	135	140	°C
Overtemperature Restart Hysteresis	T <sub>OTP_HYS</sub>			30		°C
C. N. I. S	ſ	Timing [6]		0.000		N 41 1
Switching Frequency	f <sub>S</sub>	الایا		0.800		MHz
Fault Restart Delay	t <sub>FR_DLY</sub>			36		ms
		Sync In (SYNCI)				
Synchronization Frequency Range	$\Delta f_{SYNCI}$	Relative to set switching frequency [3]	50		110	%
SYNCI Threshold	V <sub>SYNCI</sub>	reductive to set switching requerity	30	2.5	110	76 V



# **Electrical Characteristics (Cont.)**

Specifications apply for the conditions -40°C < T $_J$  < 125°C,  $V_{IN}$  = 24V, L1 = 185nH [1] unless other conditions are noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
		Sync Out (SYNCO)		ı		
SYNCO High	V <sub>SYNCO_HI</sub>	Source 1mA	4.5			V
SYNCO Low	V <sub>SYNCO_LO</sub>	Sink 1mA			0.5	V
SYNCO Rise Time	t <sub>SYNCO_RT</sub>	20pF load		10		ns
SYNCO Fall Time	t <sub>SYNCO_FT</sub>	20pF load		10		ns
		Soft-Start and Tracking			ı	
TRK Active Input Range	V <sub>TRK</sub>		0		1.04	V
TRK Max Output Voltage				1.2		V
TRK Disable Threshold	V <sub>TRK_OV</sub>		20	40	60	mV
Charge Current (Soft-Start)	I <sub>TRK</sub>		-70	-50	-30	μΑ
Discharge Current (Fault)	I <sub>TRK_DIS</sub>			6.8		mA
Soft-Start Time	t <sub>SS</sub>	$C_{TRK} = 0\mu F$		2.2		ms
		Enable				
High Threshold	V <sub>EN_HI</sub>		0.9	1	1.1	V
Low Threshold	V <sub>EN_LO</sub>		0.7	0.8	0.9	V
Threshold Hysteresis	V <sub>EN_HYS</sub>		100	200	300	mV
Enable Pull-Up Voltage (floating, unfaulted)	V <sub>EN_PU</sub>			2		V
Enable Pull-Down Voltage (floating, faulted)	V <sub>EN_PD</sub>			0		V
Source Current	I <sub>EN_SO</sub>			-50		μΑ
Sink Current	I <sub>EN_SK</sub>			50		μΑ
		PGD				
PGD Rising Threshold	V <sub>PG_HI%</sub>	[2]	79	85	91	% V <sub>OUT_DC</sub>
PGD Falling Threshold	V <sub>PG_LO%</sub>	[2]	77	83	89	% V <sub>OUT_DC</sub>
PGD Output Low	V <sub>PG_SAT</sub>	Sink = 4mA [2]			0.4	V
PGD Sink Current	I <sub>PG_SAT</sub>	[2]		4		mA

<sup>[1]</sup> All parameters reflect regulator and inductor system performance. Measurements were made using a standard Pl3302-03 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.



<sup>[2]</sup> Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

<sup>[3]</sup> Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or V<sub>OUT</sub> is modified.

<sup>[4]</sup> Refer to Output Ripple plots.

<sup>[5]</sup> Refer to Load Current vs. Ambient Temperature curves.

<sup>[6]</sup> Refer to Switching Frequency vs. Load current curves. [7]  $V_{IN} - V_{OUT}$  must be 5V or more to avoid a minimum load requirement of 3mA. Regulator must be disabled if  $V_{IN} - V_{OUT}$  is less than 1V.

# PI3302-03 (5.0V<sub>OUT</sub>) Electrical Characteristics




Figure 1 — Efficiency at 25°C




Figure 2 — Switching Frequency vs. Load Current




Figure 3 — Short Circuit Test





Figure 4 — Transient Response: 3.75 to 11.25A, at 5A/µs



**Figure 5** — Transient Response: 0 to 15A, at 5A/µs



# PI3302-03 (5.0V<sub>OUT</sub>) Electrical Characteristics (Cont.)



Figure 6 — Output Ripple: 24V<sub>IN</sub>, 5.0V<sub>OUT</sub> at 7.5A




Figure 7 — Output Ripple: 24V<sub>IN</sub>, 5.0V<sub>OUT</sub> at 15A




Figure 8 — Load Current vs. Ambient Temperature, OLFM




Figure 9 — Load Current vs. Ambient Temperature, 200LFM




Figure 10 — Load Current vs. Ambient Temperature, 400LFM



### **Functional Description**

The PI3302-03 is a highly integrated ZVS-Buck regulator. The PI3302-03 has a set output voltage that can be trimmed within a prescribed range shown on page 1. Performance and maximum output current are characterized with a specific external power inductor (see Table 4).




Figure 11 — ZVS Buck-Boost with required components

For basic operation, Figure 11 shows the connections and components required. No additional design or settings are required.

#### **ENABLE (EN)**

EN is the enable pin of the converter. The EN Pin is referenced to SGND and permits the user to turn the regulator on or off. The EN default polarity is a positive logic assertion. If the EN pin is left floating or asserted high, the converter output is enabled. Pulling EN pin below  $0.8 V_{\rm DC}$  with respect to SGND will disable the regulator output.

#### **Remote Sensing**

An internal  $100\Omega$  resistor is connected between REM pin and  $V_{OUT}$  pin to provide regulation when the REM connection is broken. Referring to Figure 11, it is important to note that L1 and  $C_{OUT}$  are the output filter and the local sense point for the power supply output. As such, the REM pin should be connected at  $C_{OUT}$  as the default local sense connection unless remote sensing to compensate additional distribution losses in the system. The REM pin should not be left floating.

#### **Switching Frequency Synchronization**

The SYNCI input allows the user to synchronize the controller switching frequency by an external clock referenced to SGND. The external clock can synchronize the unit between 50% and 110% of the preset switching frequency ( $f_s$ ). The PI3302-03 default for SYNCI is to sync with respect to the falling edge of the applied clock providing 180° phase shift from SYNCO. This allows for the paralleling of two PI3302-03 devices without the need for further user programming or external sync clock circuitry.

When using the internal oscillator, the SYNCO pin provides a 5V clock that can be used to sync other regulators. Therefore, one PI3302-03 can act as the lead regulator and have one additional PI3302-03 running in parallel and interleaved.

#### Soft-Start

The PI3302-03 includes an internal soft-start capacitor to control the rate of rise of the output voltage. See "Electrical Characteristics" for the default value. Connecting an external capacitor from the TRK pin to SGND will increase the start-up ramp period. See, "Soft Start Adjustment and Track," in the Applications Description section for more details.

#### **Output Voltage Trim**

The PI3302-03 output voltage can be trimmed up from the preset output by connecting a resistor from ADJ pin to SGND and can be trimmed down by connecting a resistor from ADJ pin to  $V_{OUT}$ . The Table 1 defines the voltage range for the PI3302-03.

Device	Output Voltage				
Device	Set	Range			
PI3302-03-LGIZ	5.0V	3.3 to 6.5V			

**Table 1** — PI3302-03 output adjustment range

#### **Output Current Limit Protection**

PI3302-03 has two methods implemented to protect from output short or over current condition.

Slow Current Limit protection: prevents the output load from sourcing current higher than the regulator's maximum rated current. If the output current exceeds the Current Limit ( $I_{OUT\_CL}$ ) for 1024 $\mu$ s, a slow current limit fault is initiated and the regulator is shutdown which eliminates output current flow. After Fault Restart Delay ( $t_{FR\_DLY}$ ), a soft-start cycle is initiated. This restart cycle will be repeated indefinitely until the excessive load is removed.

Fast Current Limit protection: Pl3302-03 monitors the regulator inductor current pulse-by-pulse to prevent the output from supplying very high current due to sudden low impedance short. If the regulator senses a high inductor current pulse, it will initiate a fault and stop switching until Fault Restart Delay ends and then initiate a soft-start cycle.

#### Input Undervoltage Lockout

If  $V_{\rm IN}$  falls below the input Undervoltage Lockout (UVLO) threshold, but remains high enough to power the internal bias supply, the Pl3302-03 will complete the current cycle and stop switching. The system will restart once the input voltage is reestablished and after the Fault Restart Delay.

#### **Input Overvoltage Lockout**

If  $V_{\rm IN}$  exceeds the input Overvoltage Lockout (OVLO) threshold ( $V_{\rm OVLO}$ ), while the controller is running, the PI3302-03 will complete the current cycle and stop switching. The system will resume operation after the Fault Restart Delay.



#### **Output Overvoltage Protection**

The PI3302-03 is equipped with output Overvoltage Protection (OVP) to prevent damage to input voltage sensitive devices. If the output voltage exceeds 20% of its set regulated value, the regulator will complete the current cycle, stop switching and issue an OVP fault. The system will resume operation once the output voltage falls below the OVP threshold and after Fault Restart Delay.

#### **Overtemperature Protection**

The internal package temperature is monitored to prevent internal components from reaching their thermal maximum. If the Overtemperature Protection Threshold (OTP) is exceeded ( $T_{OTP}$ ), the regulator will complete the current switching cycle, enter a low power mode, set a fault flag, and will soft-start when the internal temperature falls below Overtemperature Restart Hysteresis ( $T_{OTP\ HYS}$ ).

#### Pulse Skip Mode (PSM)

PI3302-03 features a PSM to achieve high efficiency at light loads. The regulators are setup to skip pulses if EAO falls below a PSM threshold. Depending on conditions and component values, this may result in single pulses or several consecutive pulses followed by skipped pulses. Skipping cycles significantly reduces gate drive power and improves light load efficiency. The regulator will leave PSM once the EAO rises above the Skip Mode threshold.

#### **Variable Frequency Operation**

Each PI3302-03 is preprogrammed to a base operating frequency, with respect to the power stage inductor (see Table 3), to operate at peak efficiency across line and load variations. At low line and high load applications, the base frequency will decrease to accommodate these extreme operating ranges. By stretching the frequency, the ZVS operation is preserved throughout the total input line voltage range therefore maintaining optimum efficiency.




Figure 12 — PI3302-03 parallel operation

#### **Parallel Operation**

Paralleling modules can be used to increase the output current capability of a single power rail and reduce output voltage ripple.

The PI3302-03 default for SYNCI is to sync with respect to the falling edge of the applied clock providing 180° phase shift from SYNCO. This allows for the paralleling of two PI3302-03 devices without the need for further user programming or external sync clock circuitry.

By connecting the EAO pins and SGND pins of each module together the units will share the current equally. When the TRK pins of each unit are connected together, the units will track each other during soft-start and all unit EN pins have to be released to allow the units to start (See Figure 12). Also, any fault event in any regulator will disable the other regulators. The two regulators will be out of phase with each other reducing output ripple (refer to Switching Frequency Synchronization).

To provide synchronization between regulators over the entire operational frequency range, the Power Good (PGD) pin must be connected to the lead regulator's (#1) SYNCI pin and a  $2.5 \mathrm{k}\Omega$  Resistor, R1, must be placed between SYNCO (#2) return and the lead regulator's SYNCI (#1) pin, as shown in Figure 12. In this configuration, at system soft-start, the PGD pin pulls SYNCI low forcing the lead regulator to initialize the open-loop startup synchronization. Once the regulators reach regulation, SYNCI is released and the system is now synchronized in a closed-loop configuration which allows the system to adjust, on the fly, when any of the individual regulators begin to enter variable frequency mode in the loop.

# **Application Description**

#### **Output Voltage Trim**

With a single resistor connected from the ADJ pin to SGND or REM, a device's output can be varied above or below the nominal set voltage. The remote pin (REM) should always be connected to the V<sub>OUT</sub> pin, if not used, to prevent an output voltage offset. Figure 13 shows the internal feedback voltage divider network.




Figure 13 — Internal resistor divider network

R1, R2, and R4 are all internal 1.0% resistors and  $R_{low}$  and  $R_{high}$  are external resistors which the designer can add to modify  $V_{OUT}$  to a desired output. The internal resistor value for each regulator is listed below in Table 2.

Conditions	R1	R2	R4
PI3302-03-LGIZ	4.53kΩ	1.13kΩ	100Ω

**Table 2** — PI3302-03 Internal divider values

By choosing an output voltage value within the ranges stated in Table 1,  $V_{OUT}$  can simply be adjusted up or down by selecting the proper  $R_{high}$  or  $R_{low}$  value, respectively. The following equations can be used to calculate  $R_{high}$  an  $R_{low}$  values:

$$R_{high} = \frac{1}{\left(V_{OUT} - 1\right) - \left(\frac{1}{R^2}\right)} \tag{1}$$

$$R_{low} = \frac{1}{R2(V_{OUT} - 1)} - \left(\frac{1}{R1}\right)$$
 (2)

#### **Soft-Start Adjust and Tracking**

The TRK pin offers a means to increase the regulator's soft-start time or to track with additional regulators. The soft-start slope is controlled by an internal capacitor and a fixed charge current to provide a Soft-Start Time  $t_{SS}$  for all PI3302-03 regulators. By adding an additional external capacitor to the TRK pin, the soft-start time can be increased further. The following equation can be used to calculate the proper capacitor for a desired soft-start times:

$$C_{TRK} = \left(t_{TRK} \cdot I_{TRK}\right) - 100 \cdot 10^{-9} \tag{3}$$

Where,  $t_{TRK}$  is the soft-start time and  $l_{TRK}$  is a 50 $\mu$ A internal charge current (see Electrical Characteristics for limits).

There is typically either proportional or direct tracking implemented within a design. For proportional tracking between several regulators at startup, simply connect all PI3302-03 device TRK pins together. This type of tracking will force all connected regulators to startup and reach regulation at the same time (see Figure 14).





Figure 14 — PI3302-03 tracking methods

For Direct Tracking, choose the PI3302-03 or power supply with the highest output voltage as the master and connect the master output voltage to the TRK pin of the other PI3302-03 regulator(s) through a divider (Figure 15) with the same ratio as the slave's feedback divider (see Table 2 for values).



**Figure 15** — Voltage divider connections for direct tracking

All connected PI3302-03 regulator soft-start slopes will track with this method. Direct tracking timing is demonstrated in Figure 14b. All tracking regulators should have their Enable (EN) pins connected together to work properly.

#### **Inductor Pairing**

The PI3302-03 utilizes an external inductor. This inductor has been optimized for maximum efficiency performance. Table 3 details the specific inductor value and part number utilized for the PI3302-03 device and is available from Eaton Corp.

Device	Inductor (nH)	Inductor Part Number	Manufacturer
PI3302-03	185	FP1507R1-R185-R	Eaton Corp.

Table 3 — PI3302-03 Inductor pairing

#### **Thermal Derating**

Thermal de-rating curves are provided that are based on component temperature changes versus load current, input voltage and air flow. It is recommended to use these curves as a guideline for proper thermal de-rating. These curves represent the entire system and are inclusive to both the Vicor regulator and the external inductor. Maximum thermal operation is limited by either the MOSFETs or inductor depending upon line and load conditions.

Thermal measurements were made using a standard PI3302-03 Evaluation board which is 3x4 inches in area and uses 4-layer, 2oz copper. Thermal measurements were made on the three main power devices, the two internal MOSFETs and the external inductor, with air flows of 0, 200, and 400LFM.

#### I<sup>2</sup>C™ Operation

The PI3302-03 provides an I $^2$ C digital interface that enables the user to program EN pin polarity, frequency synchronization phase/delay, dynamic margining and fault monitoring. The fault telemetry that can be monitored is:

- Input under and overvoltage (UV/OV)
- Output voltage too high
- Fast and slow current limit
- Overtemperature protection

Please refer to PI33XX-2X I<sup>2</sup>C Digital Interface Guide for details.

#### **Filter Considerations**

The PI3302-03 requires low impedance ceramic X5R input capacitors to ensure proper start up and high frequency decoupling for the power stage. The PI3302-03 will draw nearly all of the high frequency current from the low impedance ceramic capacitors when the main high side MOSFET is conducting. During the time the high side MOSFET is off, they are replenished from the source. If the source impedance is high at the switching frequency of the converter, a bulk capacitor may be necessary. This value has been chosen to be 100µF so that the PI3302-03 can start up into a full resistive load and supply the output capacitive load with the default minimum soft start capacitor when the input source impedance is  $50\Omega$  at 1MHz. If it is used, it should be decoupled from the ceramic capacitors using a 200nH inductor rated for the maximum input current. A parallel damping resistor of  $1\Omega$  is also recommended. Table 4 shows the recommended input and output capacitors to be used for the PI3302-03 as well as expected transient response, RMS ripple currents per capacitor, and input and output ripple voltages. Table 5 includes the recommended input and output ceramic capacitors.

Device	V <sub>IN</sub> (V)	I <sub>LOAD</sub> (A)	C <sub>INPUT</sub> Ceramic X5R	C <sub>INPUT</sub> Bulk Elec.	C <sub>OUTPUT</sub> Ceramic X5R	C <sub>INPUT</sub> Ripple Current (I <sub>RMS</sub> )	C <sub>OUTPUT</sub> Ripple Current (I <sub>RMS</sub> )	Input Ripple (mVpp)	Output Ripple (mVpp)	Transient Deviation (mVpk)	Recovery Time (µs)	Load Step (A) (Slew/µs)
PI3302-03	24	15	4 x 4.7μF 50V	100μF 50V	6 X 10μF	1.2	1.5	220	60	±170	30	7.5 (5Α/μs)

**Table 4** — Recommended input and output capacitance

Part Number	Description	Part Number	Description
GRM188R71C105KA12D - Murata	1μF 16V 0603 X7R	C3216X5R1H106K160AB - TDK	10μF 50V 1206 X7R
GRM319R71H104KA01D - Murata	0.1μF 50V 1206 X7R	GRM31CR61A476ME15L - Murata	47μF 10V 1206 X5R

**Table 5** — Recommended capacitor types



#### **Layout Guidelines**

To optimize maximum efficiency and low noise performance from a PI3302-03 design, layout considerations are necessary. Reducing trace resistance and minimizing high current loop returns along with proper component placement will contribute to optimized performance.

A typical buck converter circuit is shown in Figure 16. The potential areas of high parasitic inductance and resistance are the circuit return paths, shown as LR below.




Figure 16 — Typical Buck Converter

The path between the  $C_{OUT}$  and  $C_{IN}$  capacitors is of particular importance since the AC currents are flowing through both of them when Q1 is turned on. Figure 17, schematically, shows the reduced trace length between input and output capacitors. The shorter path lessens the effects that copper trace parasitics can have on the PI3302-03 performance.




Figure 17 — Current flow: Q1 closed

When Q1 is on and Q2 is off, the majority of  $C_{IN}$ 's current is used to satisfy the output load and to recharge the  $C_{OUT}$  capacitors. When Q1 is off and Q2 is on, the load current is supplied by the inductor and the  $C_{OUT}$  capacitor as shown in Figure 18. During this period  $C_{IN}$  is also being recharged by the  $V_{IN}$ . Minimizing  $C_{IN}$  loop inductance is important to reduce peak voltage excursions when Q1 turns off. Also, the difference in area between the  $C_{IN}$  loop and  $C_{OUT}$  loop is vital to minimize switching and GND noise.





Figure 18 — Current flow: Q2 closed


The recommended component placement, shown in Figure 19, illustrates the tight path between  $C_{\rm IN}$  and  $C_{\rm OUT}$  (and  $V_{\rm IN}$  and  $V_{\rm OUT}$ ) for the high AC return current. This optimized layout is used on the PI3302-03 evaluation board.



**Figure 19** — Recommended component placement and metal routing




# **Recommended PCB Footprint and Stencil**



**Figure 20** — Details the recommended receiving footprint for Pl3302-03 10mm x 14mm package. All pads should have a final copper size of 0.55mm x 0.55mm, whether they are solder-mask defined or copper defined, on a 1mm x 1mm grid. All stencil openings are 0.45mm when using either a 5 mil or 6 mil stencil.

# **LGIZ Package Drawing**



# **Revision History**

Revision	Date	Description	Page Number(s)
1.0	05/05/2016	Initial Release	n/a
1.1	05/13/2016	Change PGD description	4 & 10
1.2	02/28/17	Figure 2 update Format update	7 all



# Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

#### **Vicor's Standard Terms and Conditions**

All sales are subject to Vicor's Standard Terms and Conditions of Sale, which are available on Vicor's webpage or upon request.

#### **Product Warranty**

In Vicor's standard terms and conditions of sale, Vicor warrants that its products are free from non-conformity to its Standard Specifications (the "Express Limited Warranty"). This warranty is extended only to the original Buyer for the period expiring two (2) years after the date of shipment and is not transferable.

UNLESS OTHERWISE EXPRESSLY STATED IN A WRITTEN SALES AGREEMENT SIGNED BY A DULY AUTHORIZED VICOR SIGNATORY, VICOR DISCLAIMS ALL REPRESENTATIONS, LIABILITIES, AND WARRANTIES OF ANY KIND (WHETHER ARISING BY IMPLICATION OR BY OPERATION OF LAW) WITH RESPECT TO THE PRODUCTS, INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR REPRESENTATIONS AS TO MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE, INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT, OR ANY OTHER MATTER.

This warranty does not extend to products subjected to misuse, accident, or improper application, maintenance, or storage. Vicor shall not be liable for collateral or consequential damage. Vicor disclaims any and all liability arising out of the application or use of any product or circuit and assumes no liability for applications assistance or buyer product design. Buyers are responsible for their products and applications using Vicor products and components. Prior to using or distributing any products that include Vicor components, buyers should provide adequate design, testing and operating safeguards.

Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

#### **Life Support Policy**

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

#### **Intellectual Property Notice**

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: RE 40,072, 6,421,262, 8,669,744

#### **Vicor Corporation**

25 Frontage Road Andover, MA 01810 USA Tel: 800-735-6200 Fax: 978-475-6715

email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

